-
Bug
-
Resolution: Fixed
-
P3
-
7
-
b03
-
sparc
-
solaris_10
| Issue | Fix Version | Assignee | Priority | Status | Resolution | Resolved In Build |
|---|---|---|---|---|---|---|
| JDK-2173406 | 7 | Sean Mullan | P4 | Resolved | Fixed | b68 |
The CRL validation code should permit some clock skew when checking the validity
of CRLs. Currently, the system clock and the CRL server's clock have to be exactly synchronized or the validity check may fail if the system's clock is skewed such that it
is either before the CRL's this update field or after the CRL's next update field.
of CRLs. Currently, the system clock and the CRL server's clock have to be exactly synchronized or the validity check may fail if the system's clock is skewed such that it
is either before the CRL's this update field or after the CRL's next update field.
- backported by
-
JDK-2173406 CRL validation code should permit some clock skew when checking validity of CRLs
-
- Resolved
-
- relates to
-
-
- Closed
-