-
Enhancement
-
Resolution: Fixed
-
P4
-
9
-
b13
-
x86
-
generic
Transactional memory performance is improved if field updates to the same cache line occur late in the transaction and are not separated by conditional logic.
- relates to
-
JDK-8031320 Use Intel RTM instructions for locks
-
- Closed
-