-
Bug
-
Resolution: Fixed
-
P4
-
8, 11, 15
-
b18
-
generic
-
linux
Issue | Fix Version | Assignee | Priority | Status | Resolution | Resolved In Build |
---|---|---|---|---|---|---|
JDK-8274873 | 11.0.14 | Aleksey Shipilev | P4 | Resolved | Fixed | b01 |
This issue proposes adding Zero support for the RISC-V architecture. Only 64 bit will be supported as there is no demand for 32 bit.
An initial patch is attached and I am currently testing this.
It is proposed that a project be set up to develop template interpreter, C1 and C2 support for riscv and I propose to file a JEP for this work but for the moment I work like to at least just get riscv supported so have filed this as a separate bug report.
An initial patch is attached and I am currently testing this.
It is proposed that a project be set up to develop template interpreter, C1 and C2 support for riscv and I propose to file a JEP for this work but for the moment I work like to at least just get riscv supported so have filed this as a separate bug report.
- backported by
-
JDK-8274873 Add RISC-V support to Zero
- Resolved
- links to
-
Commit openjdk/jdk11u-dev/57aa3d83
-
Review openjdk/jdk11u-dev/476
-
Review(master) openjdk/jdk8u-dev/573