-
Enhancement
-
Resolution: Fixed
-
P4
-
8, 11, 14
-
b12
-
x86_64
Intel released an erratum about conditional branches crossing 32 bit boundaries. It is described here:
https://www.intel.com/content/dam/support/us/en/documents/processors/mitigations-jump-conditional-code-erratum.pdf
It seems like microcode updates will prevent such branches from being cached, and sensitive branches might want to be aligned properly. So in ZGC we should align our fast path check.
We should also sort out the mach IR of C2 to be reasonably well aligned.
https://www.intel.com/content/dam/support/us/en/documents/processors/mitigations-jump-conditional-code-erratum.pdf
It seems like microcode updates will prevent such branches from being cached, and sensitive branches might want to be aligned properly. So in ZGC we should align our fast path check.
We should also sort out the mach IR of C2 to be reasonably well aligned.
- relates to
-
JDK-8240370 Provide Intel JCC Erratum opt-out
- Resolved
-
JDK-8240610 [JVMCI] Export VMVersion::_has_intel_jcc_erratum to JVMCI compiler
- Resolved
-
JDK-8249165 Remove unneeded nops introduced by 8234160 changes
- Resolved
-
JDK-8274325 C4819 warning at vm_version_x86.cpp on Windows after JDK-8234160
- Resolved
-
JDK-8241438 Move IntelJccErratum mitigation code to platform-specific code
- Resolved