Uploaded image for project: 'JDK'
  1. JDK
  2. JDK-8271567

AArch64: AES Galois CounterMode (GCM) interleaved implementation using vector instructions

    XMLWordPrintable

Details

    • b17
    • aarch64

    Backports

      Description

        Given that some AArch64 implementations can issue 2-4 AESE or AESMC instructions per clock cycle, and that these instructions have a latency of 2-3 clocks, we should be able to at least double the speed of AES on Aarch64 by interleaving 2-4 AES encryptions.

        Attachments

          Issue Links

            Activity

              People

                aph Andrew Haley
                aph Andrew Haley
                Votes:
                0 Vote for this issue
                Watchers:
                7 Start watching this issue

                Dates

                  Created:
                  Updated:
                  Resolved: