- Extend the existing algorithm to facilitate macro logic inferencing if constituents vector logic operations are predicated.
- Support for masked Vector API BITWISE_BLEND operation.
- X86 AVX512 targets have predicated VPTERNLOG instructions which can be emitted for evaluating masked logic expression tree.
- Support for masked Vector API BITWISE_BLEND operation.
- X86 AVX512 targets have predicated VPTERNLOG instructions which can be emitted for evaluating masked logic expression tree.
- relates to
-
JDK-8294331 [TESTBUG] TestMaskedMacroLogicVector is part of tier3 on riscv
-
- Open
-
-
JDK-8286283 assert(func2 == 0 && func3 == 0) failed: not unary
-
- Resolved
-
-
JDK-8346954 [JMH] jdk.incubator.vector.MaskedLogicOpts fails due to IndexOutOfBoundsException
-
- Resolved
-
-
JDK-8283103 compiler/vectorapi/TestMaskedMacroLogicVector.java failed due to incorrect os.simpleArch on some platforms
-
- Open
-
(1 links to)