Uploaded image for project: 'JDK'
  1. JDK
  2. JDK-8295967

RISC-V: Support negVI/negVL instructions for Vector API

    XMLWordPrintable

Details

    • b23
    • riscv
    • linux

    Description

      This patch will add support of `NegVI`, `NegVL` for RISC-V and was implemented by referring to aarch64 sve and RVV v1.0 [1].

      After we implement this node, by using `-XX:+UseRVV`, the number of assembly instructions is reduced by about ~50% because of the different execution paths with the number of loops, similar to `AddTest` [2].

      In the meantime, I also add an assembly pseudoinstruction `vneg.v` in macroAssembler_riscv.

      [1] https://github.com/riscv/riscv-v-spec/blob/v1.0/v-spec.adoc#111-vector-single-width-integer-add-and-subtract
      [2] https://github.com/zifeihan/vector-api-test-rvv/blob/master/vector-api-rvv-performance.md

      Attachments

        Issue Links

          Activity

            People

              dzhang Dingli Zhang
              dzhang Dingli Zhang
              Votes:
              0 Vote for this issue
              Watchers:
              3 Start watching this issue

              Dates

                Created:
                Updated:
                Resolved: