-
Enhancement
-
Resolution: Fixed
-
P4
-
20
-
b23
-
riscv
-
linux
| Issue | Fix Version | Assignee | Priority | Status | Resolution | Resolved In Build |
|---|---|---|---|---|---|---|
| JDK-8311734 | 17.0.9 | Fei Yang | P4 | Resolved | Fixed | b01 |
At the moment, the operands order of `vrsub_vx` and ` vrsub_vi` is not the same as in the RVV1.0 spec[1]. These instructions use the wrong assembly syntax pattern for vector binary arithmetic instructions (multiply-add)[2].
[1] https://github.com/riscv/riscv-v-spec/blob/v1.0/v-spec.adoc
[2] https://github.com/riscv/riscv-v-spec/blob/v1.0/v-spec.adoc#101-vector-arithmetic-instruction-encoding
[1] https://github.com/riscv/riscv-v-spec/blob/v1.0/v-spec.adoc
[2] https://github.com/riscv/riscv-v-spec/blob/v1.0/v-spec.adoc#101-vector-arithmetic-instruction-encoding
- backported by
-
JDK-8311734 RISC-V: Make the operands order of vrsub_vx/vrsub_vi consistent with RVV 1.0 spec
-
- Resolved
-
- links to
-
Commit
openjdk/jdk17u-dev/966fc82d
-
Commit
openjdk/jdk/1169dc06
-
Commit
openjdk/riscv-port-jdk17u/0884e87f
-
Review
openjdk/jdk17u-dev/1427
-
Review
openjdk/jdk/11009
-
Review
openjdk/riscv-port-jdk17u/41
(2 links to)