Add Compiler IR nodes CompressBitsV/ExpandBitsV in the mid-end and backend support for these operations on aarch64 SVE2 machines (currently only supports vectorization through vectorapi)
[vectorapi]: Intrinsify CompressBitsV/ExpandBitsV and add the AArch64 SVE backend implementation
-
Bhavana Kilambi
-
Bhavana Kilambi
- Votes:
-
0 Vote for this issue
- Watchers:
-
4 Start watching this issue
- Created:
- Updated:
- Resolved: