RISC-V: Make use of vl1r.v & vfabs.v pseudo-instructions where appropriate

XMLWordPrintable

    • Type: Enhancement
    • Resolution: Fixed
    • Priority: P4
    • 21
    • Affects Version/s: 21
    • Component/s: hotspot
    • b26
    • riscv
    • linux

      We should add assembler functions for two pseudo-instructions vl1r.v [1] & vfabs.v [2] and use them when appropriate for better readability.

      [1] https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#79-vector-loadstore-whole-register-instructions
      [2] https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1312-vector-floating-point-sign-injection-instructions

            Assignee:
            Dingli Zhang
            Reporter:
            Dingli Zhang
            Votes:
            0 Vote for this issue
            Watchers:
            3 Start watching this issue

              Created:
              Updated:
              Resolved: