RISC-V: Materialize pointers faster by using a temp register

XMLWordPrintable

    • Type: Enhancement
    • Resolution: Fixed
    • Priority: P4
    • 23
    • Affects Version/s: 23
    • Component/s: hotspot
    • b25
    • riscv

      By using the code sequence of:
      lui upper18
      lui mid18
      slli upper18 18
      add high36, upper18
      addi dest, high36, low12

      We materialize 15% faster both on VF2 and in CPU models.

            Assignee:
            Robbin Ehn
            Reporter:
            Robbin Ehn
            Votes:
            0 Vote for this issue
            Watchers:
            3 Start watching this issue

              Created:
              Updated:
              Resolved: