RISC-V: Add backend implementation for unsigned vector Min / Max operations

XMLWordPrintable

    • b21
    • riscv

      PR https://github.com/openjdk/jdk/pull/20507 have added some new lanewise APIs for Vector API.
      This includes Unsigned Vector Min / Max operations. But the RISC-V backend implementation for RVV is missing.
      We should intrinsify this APIs for RISC-V to improve the performance.

            Assignee:
            Fei Yang
            Reporter:
            Fei Yang
            Votes:
            0 Vote for this issue
            Watchers:
            3 Start watching this issue

              Created:
              Updated:
              Resolved: