-
Enhancement
-
Resolution: Fixed
-
P4
-
26
-
b15
-
riscv
-
linux
| Issue | Fix Version | Assignee | Priority | Status | Resolution | Resolved In Build |
|---|---|---|---|---|---|---|
| JDK-8367289 | 25.0.2 | Dingli Zhang | P4 | Resolved | Fixed | master |
We can updates the attributes to variable_size_instructions to properly account for the 2-byte compressed instructions from the C extension.
Furthermore, it increases the max_instructions_per_bundle to 4 and adjusts the instruction_unit_size to match 4-issue RISC-V hardware like the UR-CP100.
Furthermore, it increases the max_instructions_per_bundle to 4 and adjusts the instruction_unit_size to match 4-issue RISC-V hardware like the UR-CP100.
- backported by
-
JDK-8367289 RISC-V: Correct pipeline descriptions of the architecture
-
- Resolved
-
- links to
-
Commit(master)
openjdk/jdk25u/a4e90983
-
Commit(master)
openjdk/jdk/0aee7bf2
-
Review(master)
openjdk/jdk25u/174
-
Review(master)
openjdk/jdk/27134