Log in
Skip to main content
Skip to sidebar
Dashboards
Projects
Issues
Help
Jira Core help
Keyboard Shortcuts
About Jira
Jira Credits
Log In
Watched Subcomponents
JDK
JDK-8320722
RISC-V: Avoid passing t0 as temp register to MacroAssembler::lightweight_lock/unlock
Log In
Resolved
Export
null
XML
Word
Printable
Details
Type:
Backport
Resolution:
Fixed
Priority:
P4
Fix Version/s:
21.0.2
Affects Version/s:
21
,
22
Component/s:
hotspot
Labels:
None
Subcomponent:
compiler
Resolved In Build:
b09
Attachments
Issue Links
backport of
JDK-8320280
RISC-V: Avoid passing t0 as temp register to MacroAssembler::lightweight_lock/unlock
Resolved
Activity
People
Assignee:
Gui Cao
Reporter:
Gui Cao
Votes:
0
Vote for this issue
Watchers:
1
Start watching this issue
Dates
Created:
2023-11-26 22:01
Updated:
2023-11-30 00:20
Resolved:
2023-11-26 22:01